Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am doing a microprocessor design. Sap-1 architecture. I've attached the verilog codes of this microprocessor here.
The problem is.. I couldn't finish the logic synthesis of the processor. During synthesis in the Cadence RTL compiler-Physical, the the synthesis stops at one point. At this point, the gui window status bar shows "computing design", and the terminal window shows "accessing module mem16K or reading varible mem" But the software gets hanged at this point.
The problem maybe with the memory/register file structures, I'm not sure. I want to know whether the library FreePDK45nm might be the problem (I've tried a Nangate library too!, it isn't working with that either.).
Do you think the FreePDK45nm has the correct memory cells to implement a register file? If so, What else would be the problem in synthesizing a register file.
code for the memory block or the RAM in the microprocessor.
module mem16K(data, address, CS, WE, OE);
parameter wordSize = 8;
parameter addressSize = 4;
inout [wordSize-1:0] data;
input [addressSize-1:0] address;
input CS, WE, OE;
reg [wordSize-1:0] dataReg;
reg [wordSize-1:0] memory [0:1<<addressSize];
// attach a tristate buffer to the databus
// if OE is active(low), connect datawires to the dataRegisters
// if OE is inactive(high), set datawires to high impedance for input
assign data = (!OE && WE && !CS)?dataReg:8'hzz;
// the reason cs is not put in the condition is
// internal wires are in accordance with databus
// but the data is not stored in memory so no problem
/* execution of a small program */
memory = 8'h09; // LDA 9H
memory = 8'h1A; // ADD AH
memory = 8'h1B; // ADD BH
memory = 8'h2C; // SUB CH
memory = 8'hE0; // OUT
memory = 8'hF0; // HLT
// dataReg = 8'h00;
// Instructions must be stored here before running SAP1
// memory = 8'b00001011; // LDA 08H ( ie: load contents from memory loc. 8 (B8) to acc)
// memory = 8'b11100000;
// memory = 8'b00011000;
// memory = 8'b11100000;
//memory = 8'b00001010;
//memory = 8'b00001011;
//memory = 8'b00011001; // ADD 09H
//memory = 8'b00011011;
// data contents of memory
memory = 8'h01;
memory = 8'h02;
memory = 8'h03;
memory = 8'h04;
always @(WE or OE or CS)
// incase of active(low) CS and active(low) WE
if (!CS && !WE)
memory[address] = data;
if (!OE && !CS && WE)
dataReg = memory[address];
do you see any problem with this block? But I am able to simulate this code in the xilinx ise.. I'm just not able to do the synthesis.. help!!
Thanks in advance.