Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have unique requirement that scan mode be set by internal register which would control output at PO. By default PI/PO which drives scan are set for something else. Before scan starts, I need to set register to a proper value so PI and PO controls inserted scan chain. I do know that there exist a way to have tester drive the Register interface to drive PI to set registers to desired value. What I do not now how to generate such pattern that tester understands and how to include them in initialization sequence.
First, I am assuming that those control registers are not part of any of your normal ATPG chains, correct? Also, from your description are you just setting internal values to change your PO's to proper outputs for your SO's? Anything else this configuration does?
Any type of setup sequence like this would be included in your modeinit sequence. Do you currently have a custom modeinit sequence? If not, then one needs to be created. let me know where you are at with this so I can help you further.
In reply to Andy Hughes:
Control registers are not part of ATPG cahins. Control registers need to be set to correct value to change few of the POs for SCAN mode. Do I have to convert SPI register write transaction in some form of scan sequence? If yes, how do I map them?
In reply to Sinjeetp:
This gets into direct tool flow support. What company do you work for? Do you have a Cadence AE that you work with?
In summary if you want to see what a modeinit looks like, do the following in the ET GUI:
- Pull up the GUI for the tbdata you are working with
- Go to Report->Sequences..
- Load in testmode name.
- Change Pattern Format to node
- Type in Outputfile name
- Click on Advanced tab and select "as scan load events"
- Click OK and then click Run. This will output a file for you that contains the current modeinit sequence that is default for that testmode. You would nee to add your setup sequence to that modeinit and then use that to build your new testmode.
Also. The commandline for above would look something like this:
report_sequences outputfile=XXX.seq format=node testmode=YYY compact=fill
For further support please consult support.cadence.com.
Thanks Andy. I need to figure out how to modify sequence file for programming correct reg values to put chip in the scan mode.