Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Has anyone done anything with single layer flexible cirtuit boards?
I am having trouble finding out how to define the cross section for only one layer. The layout cross section window says I can't delete either the TOP layer or the BOTTOM layer.
The board I am designing has pads on both sides of a single layer of conductive material.
Any help would be appreciated.
The tool does require you to have at least the two layers in your design. This is because it assumes that you would need different layers to represent the top versus the bottom side of the physical substrate.
You stated that your design has pads on both the top and bottom sides of the layer. Assuming your conductor traces are on a layer "M1", what layer would the top and bottom pads go on, relative to M1? Would these need to be on separate layers so that the tool can effectively DRC the bottom pads against each other and separate from the top pads?
Based on that, we might be able to offer some reasonable solution(s) that will be understood by the other parts of the system.
"pads on both sides of a single layer" is a bit confusing.
Do you have component pads and routing only on one layer (top)?
If yes, consider a two layer board and send only the top layer GBR.
If you have at least a via, it is a two layer board.
In reply to Tyler:
In reply to Alexandra:
In reply to labrat7:
I think that helps me understand some, yes, though I apologize if I have misinterpreted.
Are you therefore trying to place J1 and J2 (the comps on the outside with pads on the bottom) mirrored on the board, so that their soldermask pads are correctly on the bottom side? This would cause their conductor pads to be on the wrong layer, as they get mirrored to the bottom layer from the top. Therefore, removing that extra conductor would make the pads stay on the correct conductor layer?
If that is the case, you have two solutions to get the pads on the correct side. You can either edit the pad definitions for these components, so that their unmirrored pad is on the bottom layer (which will then, placed mirrored, put it on the top layer) or you can mirror these with the edit->mirror command in mirror geometry mode and update the soldermask layer pads in the their padstack definition to be on the bottom soldermask layer.
Should you so desire, you could set the material thickness of the unused dielectric and conductor layer to 0, just so that the overall thickness of the design is more accurate.
I fear my communication skills suffer when I get frustrated. And this board is driving me nuts!
I think I'll try mirroring the soldermask only and see what kind of fits I can give the DRC.
PCB Editor choked on it and kicks me out everytime I try to mirror just the soldermask!
Any other thought\ideas?
Are you trying to edit the soldermask directly? Or are you editing the padstack definition's soldermask pad (tools->padstack->modify design padstack)? If the soldermask is part of the padstack, you must edit it through this interface; you cannot directly edit it within the database as a shape.
Sorry; this is one of those problems where being able to see the actual database is usually helpful to guide someone in the right direction.
I tried to update the padstack then update to the design and that's when it chokes.
I suppose, since it only for testing purposes, I could email it to you.
I'll send you an email through here with my contact info.