Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have designed a Push pull power amplifer to deliverd a 500uwatt power to 50 ohm antenna.
the problem what i ma facing is that- when i am doing transient simulation and plotting the power at 50 ohm load i am getting 500uwatt power but when i am doing PSS analysis and plotting the output power it is showing 250uWatt. why this is so..
and what analysis should i do for efficiency and power added efficiency calculation.
Not really enough information to go on.
How are you plotting the power in each case? What exactly is your analysis setup? A few pictures would help.
In reply to Andrew Beckett:
I have to design a CLASS B push pull power amplifer. for the operating frequncy = 402 MHz, it should able to transfer 500uwatt power to 50 antenna. i am using Vdd =1.8V
using calculation i got RL=810 ohm.
i.e RL = Vdd ^2 /8*Pout = 810 Ohm. so i need a matching networt that can see 810 ohm from 50 ohm antenna. i am using Tapped Capacitor resonator, the values i got L = 2.393nH , C1 87.139pF , C2 = 263.59pF.
The design is atteched in figure. the think i need to know is
how to choose the value of coupling Capacitor Cdc as show in fig .
and also Cc and Rbias
In reply to saurabh3488: