Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have upgraded to IC 615 from IC 613. But I am facing problems:
1. In spectre RF when I do s parameter simulation and try to plot gain circles (Ga,Gp etc) I get nothing. Noise circles work well. I can plot the gain curves wrt frequency though which shows data is available.
2. When I plot voltage conversion gain using pac then I get bar plot by default instead of solid line curve. Also in some plots I get in powers of ten form. How can I customize the plot?
I'm surprised. Which subversion of IC615 are you using? Type: getVersion(t) in the CIW to find out, or use Help->About in the CIW or other windows to find out.
The second issue might depend on the simulator version used too, so which simulator version are you using? This should appear at the top of the spectre.out log file in ADE.
In reply to Andrew Beckett:
I am using IC6.1.5-64b.500.1 and my simulator version is 10.1.1.296.isr18 64 bit
In reply to radiowaves:
The ViVA graph was completely re-implemented in IC615, and particularly RF support was a little limited right at the beginning - you're using the very first hotfix. I would really recommend moving to either IC615 ISR17 (126.96.36.1990.17) or IC616 ISR5. I think it is highly likely the issue you are seeing is solved in a later version.
The issue got resolved with IC616. Thank you very much!
I have 1 more problem. When I try opening some layout created in IC 615 using IC 616 then it says:
*Error* append: argument #2 should be a list -t
Do you know what is it?
That error is a pretty non-descript SKILL error caused by something doing append(someArg t) in SKILL code. Could be anywhere. You could try doing:
and then opening the layout. I'd be pretty surprised if it was anything to do with it being IC615 layout - but maybe you have some customization which is looking for something specific in the layout and not handling things well? It might be Cadence code, but I've not seen this before (with these symptoms, at least).
The issue is resolved. Highly appreciate your help.