Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am simulating an ADC in the goal to calculate the FFT.I am using a sine wave as an input(Fin=10Khz). Each conversion takes 6.5us and I would like to run for 6.7ms. Fsampling=154KhzI am using the spectreS simulator and now, the simulation takes at least 2 days and more.Does anyone know how to fix the step in the order to get faster simulation ?
Thanks for your help !!!
Why are you using the spectreS interface to spectre? It's old and has been end-of-lifed for several years (in fact it no longer exists in releases after IC5141). Ideally you should use the "spectre" interface, as this is being maintained and is a more direct interface to the simulator. Which subversion of DFII are you using (Help->About in the CIW), and which version of spectre are you using (this will appear in the output log, or by typing "spectre -W" at the UNIX prompt)?
You cannot have fixed step sizes with spectre; you can use things like strobeperiod to write out with a regular step, but the simulator will still take smaller steps internally if needed in order to follow the waveforms. Taking fixed size steps in a circuit simulator would be a mistake because you are then potentially not following the signals accurately enough.
First thing I would check is whether the simulator is taking very short timesteps - you should be able to check this from the log file. If so, are you specifying excessively tight rise/fall times on your pulse/pwl sources? The simulator will have to try to follow them if you do, and it then takes time to relax the timestep after each edge. Perhaps your device models have discontinuities, and it could be exacerbated by using non-physical inductor/capacitor values in your circuit, leading to instability (which has to be followed). Sometimes using the cmin option on the tran analysis can help by adding a small capacitor to every node to damp things a little.
You could (if you were using spectre rather than spectreS) use either spectre turbo, or APS (assuming your licenses are recent enough, and you have a new enough simulator release, and a new enough IC5141 version) to gain further acceleration. Very hard to tell without more information...
In reply to Andrew Beckett:
Thanks for your response,
I am using this version of spectre: sub-version 184.108.40.206808
I am trying to do a long simulation like 6.6ms. After 976.254us, i got this message.
Error found by spectre at time = 976.254 us during transient analysis `tran'. SST2 Error: No space left on deviceAnalysis `tran' terminated prematurely due to error.finalTimeOP: writing operating point information to rawfile.Trying `homotopy = gmin'.Trying `homotopy = source'.Trying `homotopy = dptran'.
Error found by spectre during info `finalTimeOP'. Unable to start type table in the PSF file `finalTimeOP.info'.
Error found by spectre during info `modelParameter'. Unable to start type table in the PSF file `modelParameter.info'.
Do you have any idea ?
Thanks for your help
In reply to Riccart07:
In reply to Hasan AA:
Hasan AAHello, I have the same question. I am using some verilog-A block and it takes huge time for the simulation. I was wondering if there is anyway to improve the speed simulation!