Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
we are trying to follow the spectre RF noise-aware PLL sim flow. Using
MMSIM71 and IC5141_USR5(with latest hotfix), and the PLL is running at
2.5GHz. It goes well at the beginning, the divider ,CP and VCO model was extracted
sucessfully, though we can not view it since the model was encrypted.
We don't see much problem since it is a general PLL structure and the
flow is very straightfoward too. BTW, We set the ChargPump load voltage
(Vload) to 0.45~0.75.
The transient simulation also goes well
at first, untill the chargepump load voltage gradually reached 0.45V,
ie, the lower boundary of the voltage range that we set previously in CP
model extraction. Now the simulation become very slow, the simulation
step is in 0.01 fs. It takes 6 hours to simulate 3us. And after the
simulation run to 60us, the result psf data has become 65G bytes, which
is not possible to be handled by wavescan. Basides, my PLL will settle only after 100us.
For VCO CMI model, we set the "sampling point per second" to 50, and "inject jitter" to 100us.
Any clue any what's happening? Please kindly help, thanks a lot.
This question is probably best answered by submitting a Service Request via http://Sourcelink.cadence.com . There could be multiple issues going on here.
With regards to Wavescan not being able to plot spectre tran results....
Setting the environment variable setenv PSF_WRITE_CHUNK_MODE_ON truewill allow IC5.1.41 to read native spectre files that are larger than 2G.For some of the history on this, you may want to look at these two http://Sourcelink.cadence.com solutions:11352482 Why did the default output change from psfbin to sst2 in transient analysis?11264780 MMSIM 6.X and higher does not break up large tran.tran files
Sr. Staff Support AE, Global Customer Support
Cadence Design Systems, Inc.