Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am trying to run a Monte Carlo simulation of a 25GHz LC-VCO (vco followed by an ac-coupled buffer) for phase noise (mmsim-7.11, pss (harmonic balance) and pnoise). When I try a single run (no variability), the simulation finishes successfully without any errors or warnings. When I try running a Monte Carlo simulation (with process and mismatch), I am having one of the problems described below randomly (depending on the seed and starting run#). By the way, when I try to run a transient analysis in a Monte Carlo simulation with the same samples, the simulation finishes successfully. Could you please help?
1) After the first few samples, the simulator stops/freezes without any error messages in the output log.
2) At the first sample, I got the error message: "ERROR SPECTRE-16192: No convergence achieved with the minimum time step specified". I think this happens during the tstab. However the transient simulation does not have any convergence problems with the same set of samples.
Could you please help?
You didn't mention what subversion of MMSIM 7.1.1 you were using. If you are simulating with BSIMSOI devices, there is a known issue that is described in support.cadence.com Solution 11588618 which is fixed in the latest MMSIM 7.1.1 ISR available on downloads.cadence.com .
If the latest ISR doesn't resolve this issue, I recommend contacting Cadence Customer Support and filing a Service Request, attaching your spectre output logfile to the SR.
Sr. Staff Support AE, Global Customer Support
Cadence Design Systems, Inc.
In reply to Tawna:
The latest ISR resolved the issue.
Thanks and regards,