Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am simulating a ~25GHz LC oscillator using harmonic balance and pnoise, then calculating the phase noise at 10MHz offset (this offset is added as a specific point to pnoise). Even with the most aggressive accuracy settings (harm=40,steadyratio=1e-3,reltol=1e-6,vabstol=1e-9,iabstol=1e-12), the phase noise measurements are extremely sensitive to tstab. More specifically, the measurements are sensitive to where the oscillation begins.
Please correct me if I am wrong BUT if I want to sweep temperature or do Monte Carlo, this initial phase will vary and add +/-0.25dBc numerical noise to my results.
I attached to waveforms to show the problem. Figure #1 shows thelast cycles of initial transient simulation while Figure #2 shows the phase noise measurements. As you can see the measurements for 5nsec and 5.3nsec are close since the oscillations for these begin with a very similar phase. By the way, I am usingSpectre Version 126.96.36.1997.isr19
Here is the second waveform.
In reply to Soner:
I would suggest contacting Customer Support on this - it will probably need taking a look at your setup in more detail. It might just need a longer tstab, but it's hard to tell without seeing the circuit and doing some experiments.