Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Frank. I appreciate your help. Your replies were really helpful.
Unfortunately, I still have some questions. Can you give me more answers?
1. From your suggested documents, meaningful jitter for autonomous circuit is Jc.
However in 10page "Jitter measurements using SpectreRF application note" by Cadence, Jc is timing difference between ideal reference and output.
There is no reference OSC in case of VCO. From definition the meaningful jitter of VCO is Jss, isn't it?
2. And you said that one should make jitter property as PM jitter not FM jitter for autonomous circuit.
However I can't do it. It is selected automatically. How can I change the jitter property in analysis setup.
3. If all blocks in ADC are drived by VCO, how can I choose k the number of cycle? If I choose k higher than 1, the accumulated jitter increase infinitely.
4. What I really want to know is the method to calculate jitter by spectreRF.Therefore I orginized a flow as below.>> Direct plot >> Main form >> pnoise jitter >> jc or jcc >> define integration range >> plot
However there is a problem, you said the frequencies fc and fo do not affect the integration.
But the calculated jitter value is varied too much with the integration range.
Is there no correct method to calculate jitter by spectreRF?
Please see the thread "Jitter calculation from phase noise??" for my answers.