Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I want to plot the input impedance ( in RF Port side) of a passive switching Mixer [2-Phase i.e. 2- 180 degree out of phase non-over lapping LOs with rise and fall time of 1 fs & Two switches Loaded with Resistors of 50 Ohm at the IF ports] with respect to Frequency.
LO frequency was kept 1 GHz and the RF input frequency is swept from 0 to 5 GHz. The RF port impedance is kept at 50 ohm. Also I used analogLib delay element to generate 180 degree out-of pahse 2nd LO.
From theory I know this input impeadnce at the RF port will be a Frequency translated version of the IF side Impedance. But since I am using simple resistor at the IF side the RF side impedance will be the same resistor i.e 50 Ohm
I did PSS and PSP analysis and then I plotted the S11 but I got 0dB across the frequency instead of getting a very large -ve value !!
Can anybody please tell me Where I am going wrong in doing the simulation ?
My Netlist is as Below:--
// Library name: PASSIVE_MIXER// Cell name: IN_IMPEDANCE// View name: schematicV0 (net7 0) vsource type=pulse pacmag=1 pacphase=0 val0=1 val1=0 period=1n \ delay=0 rise=1f fall=1f width=500.0pPORT0 (net1 0) port r=50 num=1 type=sine freq=frf dbm=prf fundname="rf"DELAY0 (net033 0 net7 0) delay td=500.0p gain=1.0R1 (IF_N 0) resistor r=50R0 (IF_P 0) resistor r=50SW1 (IF_N net1 0 net033) relay vt1=0 vt2=1 ropen=1T rclosed=1.0SW2 (IF_P net1 0 net7) relay vt1=0 vt2=1 ropen=1T rclosed=1.0
simulatorOptions options reltol=1e-3 vabstol=1e-6 iabstol=1e-12 temp=27 \ tnom=27 scalem=1.0 scale=1.0 gmin=1e-12 rforce=1 maxnotes=5 maxwarns=5 \ digits=5 cols=80 pivrel=1e-3 ckptclock=1800 \ sensfile="../psf/sens.output" checklimitdest=psf pss pss fund=500M harms=51 errpreset=moderate annotate=statuspsp psp sweeptype=absolute start=0 stop=5G step=100M+ portharmsvec= ports=[PORT0] donoise=no annotate=statusmodelParameter info what=models where=rawfileelement info what=inst where=rawfileoutputParameter info what=output where=rawfiledesignParamVals info what=parameters where=rawfileprimitives info what=primitives where=rawfilesubckts info what=subckts where=rawfilesaveOptions options save=allpub
Wasn't quite complete - don't know what your parameter values were. Anyway, there's something a little odd here - I would have expected PORT0 to be a dc source - you don't want it to be time varying. Also the fact that the LO had pacmag set on it threw me a bit.
I would suggest not using delay - this can be problematic with PSS simulation; instead either add a second pulse source which is inverted, or use an ideal balun maybe.
In reply to Andrew Beckett:
I wanted to give the attachemts of Schematic and the LOG file but unfortunately this forum does NOT have option to attach files.
Finally I found what is the issue. It turns out that My IDEAL switch parameters settings were wrong. So they were always OFF.I did the proper setting of the switches and got 50 Ohm at the RF side.
As suggested by you PSS has some issues with delay elements. If I want to have N-path (say 8 paths) switches and all are driven by multiphase (delayed) pulse sources, don't you think it is also a problem for PSS analysis as it has to Handle 8 driven Large Signal Sources.
If it is a problem, then in this scenario what can be done to have multiphase/delayed clocks in the simulation.
In reply to RFQuery:
I'm pretty sure that the delay will have hidden state issues with PSS analysis.
Customer Support Director - Analog/Mixed-Signal/RF AEs
Cadence Design Systems, Inc.