Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
In Harmonic Balance, is it possible to force a value of maxperiods lower than 100. Even if I set a lower value, 100 iterations are made anyway.
I see you've already been discussing this with an AE via SR 42727384 - we had an internal discussion about this yesterday.
It only takes 100 (50 normally, I think it depends on other settings) iterations if it hasn't converged before then. Setting it lower won't help it converge, but would potentially just let it give up sooner. Anyway, right now it is not possible to set maxperiods lower than the default - it's normally used to allow more iterations for it to converge, which is only rarely going to help.
The fundamental issue that needs resolving is why it is not converging - or if that convergence is slow. You should work that through with the AE dealing with your service request. We're also planning on documenting the behaviour of maxperiods so that it is clearer.
In reply to Andrew Beckett:
Thank you very much.
How can I force maperiods=50 (in my case the number of iterations is always 100)?
In reply to Aldo2:
My guess is that it is dependent upon either errpreset or maybe if you're simulating an oscillator. Or maybe it's the number of tones. Unfortunately I don't have an example to hand which doesn't converge so I can't test this very easily (not in the office right now so have limited things to try out). As I said, best to continue this through your existing service request to avoid two of us working on this in parallel.
Thanks for your understanding.
Ok. Thank you.