Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
What are you doing when you get that message? It's not when you turn on saving of all device currents, I presume - but in response to some other interactive command?
In reply to Andrew Beckett:
In reply to Aldo2:
Is it a node (i.e. a wire) or a device terminal that you are selecting? Obviously selecting a node makes no sense...
Note that saving device currents only saves currents on primitive devices; if the terminal you are probing is a subckt terminal (and that includes if the model is implemented as a subckt underneath), it will not be saved.
You can get them to be saved by using the subcktprobelvl option to save currents to a certain depth; be warned that this can impact performance because it causes lots of iprobes to be inserted which makes the matrix bigger (this can be avoided using the subcktiprobes option - see "spectre -h options")
I'm out for a couple of days, so it may just be worth logging this as a service request so that one of the AEs can take a look at this with you - I'm sure it's something simple - and a little debug should highlight it relatively easily (e.g. looking at the save statements in the netlist if any, and looking in the results browser to see what actually got saved).