Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Not sure what analysis you're doing, but if you want to plot the Vth from anything other than a DC operating point, you'll need to get the simulator to save the vth. You can do this with:
where M1 is the name of the transistor. This would need to go into the spectre netlist - if you're using spectre from the Analog Design Environment, you can create a file called (say) "mysave.scs" with the above contents, and then include it by referencing it from Setup->Model Libraries.
Having done that, you can access the vth for whichever analysis you're using by using the Results Browser in ADE.
In reply to Andrew Beckett:
I am doing transient analysis for the rectifier for very low power applications.
I want to lower the Vth of the MOS and so I want to know Vth for different aspect ratio's.
I will try the method suggested by you once I am in lab.
If no success, I will post further details.
Thanks & regards,
In reply to Shahnaf:
I tried the method suggested by you. I have used four MOSes in my circuit.
So, I included all four MOSes in .scs file to save the Vth.
Here are some of the observations and queries:
1. When I do Transient analysis, I opened the results browser -> tran-tran . I found only two MOSes in that list. But when I click Vth, it plotted Vth vs time.
2. I want to plot between Vth and W or L or Vth and aspect ratio (W/L) and so I chose ac analysis by sweeping variable 'w' (width of Tr). To my great surpise , I found none of the transistor list in Results Browser -> ac-ac.
Do I need to do anthing more in order to plot Vth vs W, Vth vs L and Vth vs W/L?
If so, what should be done?
Thanks in advance.
In response to your points:
In reply to MD Shazzad Hossain:
This is nothing to do with SKILL or OCEAN. I explained how to do it with an include file in this post (just read further up - it's pretty clearly described what you have to do). Also in this recent thread there's a discussion how recent improvements to the ADE UI also allow you to do this without an include file (you need to be using IC616 ISR10 (126.96.36.1990.10) or later).