Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have written a code which actually does SP analysis and also DC analysis for each corner.
I am writing the S21 wave using ocnPrint( ) for each corner into separate file.
I am also writing two MOS transistor "vds" into two files using fprintf() command.
However, while ocnPrint( ) is writing into file in the first run of the ocean script, the fprintf() comand writing into the files after the 2nd RUN
In the first run the files are created but they are empty. They are filledonly after 2nd run.
Can anybody please tell why this is happening.
My OCEAN codeis as below:--
envSetVal("spectre.envOpts" "simOutputFormat" 'string "psfbin") ocnWaveformTool( 'wavescan )simulator( 'spectre )design( "/home/../.../spectre/schematic/netlist/netlist")resultsDir( "/home/../simulation/../spectre/schematic" )myCors = list("tt" "ss" "ff" ) ;;; Available corners
out0 = outfile("MOS_OPERATING_M0.txt" "w") out1 = outfile("MOS_OPERATING_M1.txt" "w") fprintf( out0 " %s \n" "vds_M0" )fprintf( out1 " %s \n" "vds_M1" )
foreach(myModelSec myCors myResultsDir = strcat("/home/../simulation/..spectre/schematic/")resultsDir(myResultsDir)modelFile('("/home/manas/work_cad/LNA_CORNER_dc.scs" "")'..................
'....................... list("/home/../MOS_MODEL.scs" myModelSec) )analysis('sp ?ports list("/PORT1" "/PORT2") ?start "4G" ?stop "10G" ?lin "10" ?donoise "yes" ?oprobe "/PORT2" ?iprobe "/PORT1" )analysis('dc ?saveOppoint t ?oppoint "rawfile" )desVar( "input_power" 0 )desVar( "f1" 5.38G )desVar( "f2" "f1+4M" )option( 'temp "27.0" )ocnPrint(?output strcat("/home/../../S21_" myModelSec ".dat") ?numberNotation 'scientific s21_db20)
selectResult( 'dcOpInfo )vds_M0=pv("/I42/M0" "vds")vds_M1=pv("/I42/M1" "vds")
fprintf( out0 " %e \n" vds_M0)fprintf( out1 " %e \n" vds_M1)
plot(db20(S21) ?expr list(strcat("S21_" myModelSec))
);;; End of Script
I do not see any close() call, you need to close the file handlers.
In reply to marcelpreda:
O Sorry. I have forgotten to add close().
Thanks a lot for pointing the mistake.