Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
My transition simulation is from 0 to 2us, but a error occurs in the 1.5 us as "spectre - 7031 SST2 error invalid control value".
Anyone can help?
Thanks a lot~~~
Which version of the tools are you using (Help->About in the CIW, and "spectre -W" at the UNIX command line - subversion also shown at the top of the spectre log file)? If using IC614/IC615 and (say) MMSIM10.1, MMSIM11.1 or MMSIM12.1 I would recommend changing the output format to "psfxl" rather than sst2 (This is on the Outputs->Save All form).
However, I think the specific issue you're seeing is quite likely fixed if you're using a recent enough subversion of MMSIM10.1, MMSIM11.1 or MMSIM12.1
In reply to Andrew Beckett:
Thanks a lot.
I resolved my problem by change the setup on transition option to default.
when I set a value on, 1.5us, in the " transition/option/output start ", the problem occurs, if I set it as 0, then I can simulate succesfully.
I don't kown why?
In reply to Henrytqy:
The problem is related to changing the range of simulation results in SST2 from one simulation to the next. I believe it's been fixed nowadays, but the issue is best solved by using PSF XL (which is a faster format anyway).