Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hi.I set up this circuit for simulation Cgs and Cgs as Vgs changes.
Below are the curves Cgs and Cgs vs Vgs.(please see it in the second post. The forum doesn't allow to post two images in a single post)I have some questions, hope you can help.1. Why Cgs and Cgs are negative?2. Why Cgs and Csg are not equal?Thanks.
Here are the curves Cgs and Cgs vs Vgs:
In reply to anhnha:
If this is a bsim3v3 or a bsim4 model, they are not strictly capacitances - they are partial derivatives:
cgs (F) dQg_dVscsg (F) dQs_dVg
Many years ago (over 15) spectre changed to use the native operating point parameters in the model rather than the traditional "SPICE" meanings of cgs etc, and I wrote a note describing this change (which published by a colleague at the time as this solution). This explains a bit more why they are negative and that the traditional "cgs" capacitance value would be found by taking -csg as reported by spectre.
In reply to Andrew Beckett:
Thanks a lot for the explanation. Could you attach the solution? The link doesn't work for me.
Try this instead. It contains the same information. However, in general you should be able to access Cadence Online Support if you're a customer on maintenance - if you are from a university, there is a mechanism via whoever is running the university programme at your university (it depends on the region you're from precisely how that works).