Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I designed a cross-coupled LC oscillator with a few stages of inverters following its output. From PSS+Pnoise simulations I notice that the plotted jitter at the inverter output is smaller than the oscillator output (inverter input). In general thinking, the signal jitter should increase by the noise from additional circuits, right?
To double check it, I build another simple circuit. A noisy sinusoid voltage source connects to a inverter chain. The simulation shows the same result that inverter output jitter < input jitter. The technology is IBM_CMOS_7RF(180nm). Simulator environment is IC615+MMSIM13. I attach a screenshot of the simulation settings. Does anybody have the similar issue before? Please advise if any ideas. Thanks a lot.
Use Sweeptype absolute and a Stop Frequency of 400M (half the PSS Beat Frequency). Take a look at the noise as a function of frequency and make sure that you are using enough sweep points so that the curve is smooth.
I would also recommend selecting fullspectrum (if you are using APS). This should allow you to set Maximum sideband to 1 and speed up your simulation.
In reply to Frank Wiedmann:
Thanks a lot for your advices. I have tried the settings you recommended and have some questions.
Setting the absolute stop frequency at 400MHz does not cover the beat frequency. Do you actually mean setting the range to 400M~1.2GHz? Additionally, it seems with absolute frequency setting I can plot PSD but cannot plot phase noise spectrum and related jitter. From PSD plot it seems the sweep points should be enough.
I set the frequency back to relative harmonics, and notice that when I set harmonic to 1, inverter output jitter > input jitter. But when I set harmonic to a large value (7 here), inverter output jitter < input jitter, which is confusing me. I thought for more accurate noise calculation the harmonic value should be set to high in order to include more foldered noise around high harmonics, right? Below I list the RMS single period jitters from my simulations as reference.
Harmonic=7 inverter input jitter: 325fs inverter output jitter: 14fs
Harmonic=1 inverter input jitter: 46fs inverter output jitter: 74fs
Please let me know if any ideas. I appreciate your time and help.
In reply to bjbit:
Thanks a lot for the resources. I had wrong understandings of the parameters "relative harmonic" and "max sideband". The document you posted is very helpful on correcting my comprehension. My question is resolved.