Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am a research scholar at IIT bombay, India.
I have a long transient simulation running, which has frozen at 1.8us in a 10 us simulation. Is there any way to extract the state of the circuit and restart a simulation from the simulator temperory files. I have given save clock as 100n and savetime as 1800 and savefile as trransave.tc. The simulation ran for approximately 3hrs and is frozen for 3 more hours as of now.
Kindly let me know how to proceed.
Thanks in advance.
Yes, you can run a simulation using the recover parameter of transient, giving it one of those files that got saved by the savefile/savetime etc parameters.
In reply to Andrew Beckett:
Yes, but I have not given save time parameter.
I had only specified save clock as 100n and save file filename. My understanding was it would create a state file every 100ns of simulation time, but I could notlocate any such files.
When I specify savetime I do get the state file, but not for save clock. Please clarify.
In reply to naveiitb:
savetime was just an example. You could use saveclock or saveperiod too.
saveclock is in WALL time not simulation time. It cannot be less than a second - so setting saveclock to 100n will not do anything (saving the state every 100ns of real time would be infeasible). If you set it to 60, it would save every minute (even that is probably too frequent).
If you want every 100ns of simulation time, use saveperiod=100n.
These both work - I just tested them.