Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am trying to run a PSS analysis of a closed-loop PLL in spectre, but encounter converge problems.
Is it possible to run a PSS analysis of a closed-loop PLL?
Yes, this is possible - but it can be difficult if you have a large divide ratio. It's also only possible for integer-N PLLs (not Fractional PLLs).
See some discussion of this in Predicting the phase noise and jitter of PLL-based frequency synthesizers
In reply to Andrew Beckett:
thanks, Andrew. I managed to simulate s-domain model of closed-loop PLL. But now my PLL is formed as follows:
ideal PFD&CP, Loop filter and divider model written in veriloga language;
implimenting real VCO schematic.
And I am trying to run a PSS and Pnoise analysis of this PLL to estimate the VCO's pnoise contributition, but always failed in PSS analysis. simulation log shows that Converge problems exits.
I also run a trans analysis of this PLL. The result shows that the input voltage of VCO has small ripples when PLL is locked. The ripple voltage is 400uVpp. Is it the reason why PSS analysis has converge problems?
In reply to reddevil011:
> The ripple voltage is 400uVpp. Is it the reason why PSS analysis has converge problems?
I do not believe this has any bearing on your convergence issue. The ripple on the control voltage is expected and totally normal. Perhaps you might try running a PSS analysis of the VCO at the control voltage at which it locks, separately determining the loop bandwidth (since you can determine the Kvco and you note you have done S domain analyses), and using the phase noise of the VCO, determining its resulting contribution to the output phase noise of the PLL as a function of frequency. Since you mention that the non-VCO components are all ideal, the only other output contribution to the PLL phase noise will be the deterministic jitter associated with the magnitude and frequency of the control voltage "ripple".
This might help you get an answer with less trouble....but is only a thought after reading your post.
In reply to smlogan:
One other thing to consider is that you need to simulate the PLL as a driven circuit (i.e. not an oscillator). The fundamental frequency would be your input frequency, and the oscillator output is a harmonic of the input frequency.
If however the variation in the VCO input has a longer period than the input frequency, this may mean that there's a dead-band in the PFD (see Ken's paper that I mentioned earlier) - or it may just mean you need to give the PSS fundamental as a sub-harmonic of the input (but this will only work if the ripple is co-periodic with the input frequency).
It can be a challenge to get a whole PLL to converge in PSS. You almost certainly need to set the tstab so that it has locked, and even then it can be challenging. I don't see many people trying because of these challenges (and often I see fractional PLLs being used nowadays, and so you're scuppered because they're not periodic).
Thank you for your note, Shawn.
It is the conventional way to analyse Pnoise of seperate parts and get Pnoise of PLL using S domain transfer function. But right now I just want to analyse the closed-loop PLL in Spectre and verify the results with S domain analysis results.
I've set the analysis engine as "shooting", tstab large enough (verified with trans analysis) and fundamental frequency equals input frequency. I will try to check the other issues you mentioned.