Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am trying to setup an all-purpose testbench for some amplifier circuits I need on a regular basis that can be used for all the simulations I normaly use: DC, AC, TRAN and PSS.
The problem I have stems from the fact, that I need to test my circuit in a pulsed operating mode in the transient simulation: the circuit has a node called "powerdown" which is driven by a VPWL voltage source. This activates and deactivates the circuit for a certain amount of time, allowing me to observe the transient behaviour of the circuit with regards to settling time etc. in a pulsed operating mode.
For my PSS simulations, where I want to establish the 1dB-compression point for example, the powerdown-node needs to be set to a defined voltage, in my case 0 volt (or connected to ground) in order to avoid the frequency components of the powerdown source. Is there a way, to setup both in one testbench ? For DC-simulations, I can just set the DC value of the vwpl source to 0 and everything works as expected. I haven't found a way to do the same for PSS simulations which leads to me always having to make a copy of the testbench where I then statically connect the powerdown node to ground. This has lead to mistakes in the past and I would prefer a single testbench that just works and can be reused.
> . Is there a way, to setup both in one testbench ? For DC-simulations, I can just set the DC value
> of the vwpl source to 0 and everything works as expected. I haven't found a way to do the same for
> PSS simulations which leads to me always having to make a copy of the testbench where I then
> statically connect the powerdown node to ground. This has lead to mistakes in the past and I would
> prefer a single testbench that just works and can be reused.
I had a thought that I often use in my test benches to allow them to be used for many analysese that might be helpful and allow you to use the same test bench for a PSS simulation. When there are multiple stimuli, I include a design variable for each source to define its delay. For example, in your test bench with a powerdown piecewise linear source, I might invlude a delay variable "delay_powerdown" in the definition of the source as shown in the attached example. In your pss simulation, if the value of delay_powerdown is set to a value that far exceeds the value of TSTAB, the source will remain at 0 throughout your PSS simulation. For a transient simulation, you might set delay_powerdown to something less than the TSTOP time of your simulation to study the impact of powerdown.
I hope I understood your queston!
In reply to smlogan:
Actually that won't work. The tstab is additional time added on to Tonset (the onset of periodicity). It will simulate for as long as needed for the sources to be periodic, and then the tstab. So with a tstab of 1u, if you have a source with a delay of 1m, it will simulate 1m+1u for the initial transient.
Thomas - a couple of approaches I'd suggest: