Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am completely new to Cadence and am just doing my second tutorial. So please forgive my ignorance. I am basically trying to make a inverter layout. I am getting error regarding
1 M1R1 Minimum density of MET1 area [%] = 30
1 M2R1 Minimum density of MET2 area [%] = 30
1 M3R1 Minimum density of MET3 area [%] = 30 "
I was told I could get rid of the error by setting "no coverage" when I run DRC. But I would like to know what the error is and how to fix it. I tried googling and searcched some forums. But couldnt find any answer. Can somebody please help?
If this is not the correct location for the post please put it under the correct forum.
In reply to tony4tony:
Hi TonyThis is the correct forum. Every layout must meet certain density requirement so that it can be properly fabricated by the foundry. E.g. if the total area of your cellview is 10um2 ("um2" means micro-metre square) and you only a single piece of M1 metal with area 1um2, then it means that your M1 density is 100% * 1/10 = 10% and hence your cell fails the requirement of 30%. Modern foundries use CMP (chemical mechanical polishing) processes to smoothen the surface of the wafers and if the density of each layer is not uniform, the polishing of the wafer would result in uneven wire thickness and hence changes the intended characteristics of the process.You can read more about this from any IC design layout textbooks. E.g.http://www.amazon.com/IC-Layout-Basics-Practical-Guide/dp/0071386254
In reply to Quek:
Thank you very much for the help. That is very helpful information. Is there an easy way to highlight in the layout editor which are the metal connectors which have violated the rules? Or do I have to go through each metal and see their properties?
Hi TonyFor density errors, there is no single metal shape that is causing the violation. The error is a results of all the shapes. Let's go through the following example:- You have 2 metal1 shapes in your layout. - 1st metal1 shape has area of 1um2- 2nd metal1 shape has area of 2um2- Total cell layout is 10um2- DRC density requirement is 50%Using the total area of the shapes, your current density can be calculated as (1+2)/10 * 100% = 30%. Hence density error is reported during drc check. You cannot say that it is shape1 or shape2 that is causing the error. The error is a results of insufficient total metal1 area for the entire cell.Best regardsQuek
Playing with the options I found I can find the metal (or component dimensions) using Windows->Assistants->Property View.. But how do I calculate/find the total cell layout area? Is it by the normal area equation (length x breadth)? Or is there any option in the editor which tells what is the total area?
Hi TonyTotal cell area means the rectangular bounding box created from all the objects in your cellview.There is no option which can display the bounding box. Best regardsQuek
You also need to consider which cell in terms of how close you are to the top level chip/IP in terms of hierarchy. It makes no sense to check density on a small cell. Typically density is checked on higher level cells or very large cells in terms of area. This is because density is considered over the entire die. A tiny cell may meet density but when placed into the chip the areas around it might be sparse and so you'll have a density issue.
Are you working on IP or the whole chip? Which process are you using?
Generally the older, larger geometry processes like .13 and above will have more forgiving density rules. Smaller processes like 65nm, 40nm, and below have much more stringent requirements and include multi level metal proximity rules.
If you're doing IP for an SOC then you'll need to take care with the edges of your IP where the abutting neighboring layouts are unknown.
Also be aware that the bounding box of cells also includes/surrounds the entirety of the labels/txt displays and can give you false errors if texts "hang out" outside the edges of actual active layers at the edge of your cell.
A good way to proceed is just visually check each metal layer over your entire layout and any large open areas, especially close to denser areas will have problems.
Finally all the large fabs provide density filling routines within Assura and/or Calibre so that you do not have to do this by hand. There's usually an elaborate suite of special "fill" metal layers, fill vias, and corollary blocking layers. Some fabs/processes (like Jazz) do the fill for you unless you request otherwise. Before spending a lot of time carefully making your layout meet density it might be good to check to see what your fab requirements are, what/where on the filling routines, and how to use.
Does this help?