Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am using 6.1.5 environment and I have ran a monte-carlo simulation over 100 runs yesterday and I load back my results. Some runs have failed and I wish to see more data on these particulars seeds. I went to the monte-carlo options and choose the specific seed number and re-run only this one with monte-carlo.
As a result, I do not have the correct seed environment and so the same results.
How could I re-run a specific seed number from a monte-carlo run with all data such dc voltage, dc operating point, waveforms specified, ...?
Thanks in advance for your help,
The best way is not to mess around with the "seed". If the seed was not set, it defaults to 12345. It's the start run number that you'd want to use, rather than the seed. The seed alters the sequence of random numbers that are generated, and the start run number tells you how far that sequence you are.
The easiest way is take your full 100 run monte carlo results, switch to Detailed view (rather than Yield), and then over the particular run numbers that failed, do a right-mouse-button->Create Statistical Corner. This will then add into the corners the specific runs which you're interested in.
Then if you run in Single Run, Sweeps and Corners mode, and have the corners enabled, it will re-run the specific monte carlo points that you're interested in - making it easier to debug them.
In reply to Andrew Beckett:
Thanks for your quick reply.
I select the run number of interest and create a statistical run after reloaded the monte-carlo run from yesterday (reload results). Then run only this new run as a Single Run, ...
The outcome results are not the same as the specific one selected. How could I make sure this new run created is the one which failed in the monte-carlo run?
In reply to frogconsultant:
They should be the same. If they're not, you should log a service request with us to take a look. Potentially there are some situations where the circuit has multiple operating points and it might converge due to subtle differences in starting conditions to one or the other - but it's hard to tell without seeing the data.
I use statistical corners and I can re-produce the same montecarlo run number result when re-run as single statistical corner run on the same cct. What concerns me however is har far can you change your cct before that worst case statistical corner is no longer valid? I understand your flow suggests using statitstical corners to parametric optimize a cct but is that as long as the letlist doesn't change? Is the seed also related to the netlist? I end up with loads of worst case statistical corners when developing a circuit as the previous worst case statistical corners no longer produce the worst result in a later MC run if the cct has changed. Also grabbing the worst case statistical conrers for a schematic run then extracting the layout and running just the statistical corner extremes gives better results which I am aprehensive about. I still feel I need to run a full MC again as I don't believe the worst case statistical corners are still the worst case.
In reply to pirateKing08:
Statistical corners are fine if you're using process variation. If using mismatch, then they're also fine if you only change the parameters (or global variables) in the design - if you modify the circuit itself, then the mismatch won't be identical any more - because the sequence of random numbers will be affected by the differences in the circuit.
In my opinion, this behavior severely limits the usefulness of statistical corners in ADE XL. Solido told me that they don't have this problem because they assign mismatch parameters to components by their name and not by netlist order. I think that it would be a really good idea for Cadence to do the same.
In reply to Frank Wiedmann:
I'm not sure I'd agree that it severely limits the usefulness, since it's still fine provided that you are not making topological changes to the design, but your point is understood. It's actually spectre that is doing this because a statistical corner just runs a single point monte carlo, but that's an implementation detail - ideally we can come up with something that is a bit more general whilst still retaining the performance benefit of doing the random number generation in the simulator rather than having to impose it from outside.
Well, it seems to be a major problem for Lance and I'd guess that he's not alone. When you fix this issue, please don't forget to also deal with the correspondence between schematic and extracted views that he mentioned.
I'm not saying it's not a problem in some caes - just saying that in many cases it is still useful.
Getting the monte carlo to correlate between the schematic and extracted views is probably quite a tall order, since there is often not a one to one correspondence between the devices anyway (for example, an m-factored transistor in the schematic will end up as separate devices in the layout).
I agree that this is a little more difficult, but it should still be doable, for example by using information from an LVS run. Of course, a first step should be to give consistent results for a modified version of the same view (including an extracted view).
In the meantime, this problem has been submitted as CCR 1136784 (enhancement request). Anyone who also has a problem with the behavior described in this thread should consider asking Cadence support to file a duplicate of this CCR on his behalf. If more people are asking for this enhancement, it is more likely to be implemented soon.
Statistical corners based on parameter values (and not just the seed value) are now available in IC6.1.6 ISR6. You can find more details at /blogs/cic/archive/2014/03/10/fast-yield-analysis-and-statistical-corners.aspx and http://support.cadence.com/wps/mypoc/cos?uri=deeplinkmin:DocumentViewer;src=pubs;q=/adexl/adexl6.1.6/adexlMC.html#_axlStatisticalCornerChoice.