Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
We have a small but aggravating issue in running simulations on ADE-XL with IC6.1.5/MMSIM 10.11
When we run a simulation by pressing the green "play" button in the old fashioned test editor (opened from ADE-XL), the simulation starts to run instantly, as expected.
But when we run a simulation by pressing the green "play" button in the ADE-XL GUI (which is the prefered way, to get all the benefits of ADE-XL), there is a delay that can take anywhere from a few seconds to a few minutes (!!!) until the actual simulation starts to run. Looking at the processes on our RHEL5 server, we see that a script called runICRP is created and sourced, which gets "stuck" on loading virtuoso -noautostart -log ...
Is there any way to make this run faster? Is it something in our setup?
By the way, I don't think this problem existed in prior versions of IC...
It might be something in your .cdsinit which is causing it to get stuck. Try putting this in your .cdsinit :
envSetVal("adexl.icrpStartup" "binaryName" 'string "virtuoso -nocdsinit")
It's possible that might break things if you have things in your .cdsinit which are needed for ADE to function correctly. Another possibility would be to surround parts of your .cdsinit with:
if(axlIsICRPProcess() then ;do the bits that must be setup for ADE to workelse ; do stuff that doesn't need to be done for ADE/netlisting to work. e.g. layout stuff)
If this doesn't help, I'd suggest contacting customer support - we can work this through with you.
In reply to Andrew Beckett:
I will for sure give it a try, although I think I know what everything is in my .cdsinit