Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Does anyone know of a way to assign a specific net name to a layer for use in LVS/RCX? We are using a process where the bottom layer of the design will be electrically connected to a signal "GND_SUB" and I want to be able to assign that label without having to create a physical connection to it. I can create bogus connectivity for that layer just so that it is a "connected" layer that doesn't really connect to anything in the layout but is there a way to assign a specific net name to that layer?
Which tools are you using for LVS and RCX?
In reply to Andrew Beckett:
Yeah, I realized after I posted this that I probably should have mentioned that. We are using Assura for both LVS and RCX. Typically, we run from the GUI in icfb.
In reply to LanceT:
If there's no physical connection, what are you expecting to see connected to the node? Is it parasitic capacitances from other layers to this substrate? If so, probably what you want is the Ref Node on the Extraction tab in the Assura RCX form. Any decoupled capacitors (or capacitances to "ground") will be connected to this node.
It's not that clear to me quite what you're trying to do.
Otherwise if it's a physical shape in the layout, do you need to just label it? (in which case that sounds like a "physical connection" to me, so I'm not sure that's what you're after).
For RCX, being able to specify the substrate as the Ref Node is certainly part of it and I do have it set up to do that. What I am looking for is a way to define a label for that node without creating a physical label in the layout. That is what we are currently doing - we have to add a goofy bogus connection in order to assign the net "GND_SUB" to the substrate. We would like to be able to have Assura LVS understand that the substrate layer will always be connected to net "GND_SUB" without having to create any sort of physical connection or even a label to it in the layout.
Maybe you could use the ?pinTextFile option in avParameters to text the substrate layer? See the Assura documentation for more details.
Thanks for your help Andrew! I think I can use this. The only slight limitation is that I need to specify X,Y coordinates (ideally, I would just like the layer to be labeled regardless of its location), but I think we can probably make an assumption that the origin will probably be contained within the extent of the design (since substrate is defined everywhere). If you know how to do this (label a layer without specifying coordinates) off the top of your head, please let me know. Otherwise, no worries - I think this will work.
Thanks again for all your help!