Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
This may be a dumb question. But for example: how can I change hundreds of shapes in Metal1 to Metal2 in an easy way? I am using IC61. Thanks in advance.
If you have them selected, you can use Edit Properties, hit the common button, and change the layer in the cyclic field. Or you could use the property assistant (Window->Assistants->Property Editor), change the top left cyclic to All, and then next to the + for Layer click where it says Metal1 drawing, and then you can change on the drop-down cyclic field to Metal2 drawing.
Or you could use Tools->Find/Replace.
Or you could see this post
In reply to Andrew Beckett:
Thanks a lot for your help. The property assistant is very useful. If you don't mind, may I ask another question?
I am working on IBM_7RF technology. Now I have to change the top metal layer of my design from ML to AM. That causes the issue that I have to reinstall another PDK and create another workspace for the new top metal layer option, which basically means a new technology version. What I do is copy my design library folder into the new workspace and re-define cds.lib, and then change metal layer of the shapes. When this is done, I tried to test Assura DRC and LVS. Both give errors about "failed on building up VDB". Is the reason from compatibility of my design, or from the Assura itself? I am using IC614 with Assura41. Thanks again for your time.
In reply to bjbit:
Hard to be sure whether it's a setup or a tool issue (it's unlikely to be due to the change in the design itself though). Please post the precise (and complete) error message (maybe you could also try using the latest hotfix of ASSURA41?)
THe error message of DRC is
ERROR (AVVSI-10001): Input layout is incomplete. If you still want to continue the run, remove undefined placements from the layout or set '?errorOnMissingMaster nil' option in the RSF-file. (The default value of parameter '?errorOnMissingMaster' is 't'.)
*WARNING* Error while building the VDB
*WARNING* Failed to build VDB. Cannot submit DRC Run.
However I don't really find any undefined shapes or instances. If I run DRC again, Cadence will crash. Here I attach the crash report log. Thanks for your time.
Finally I found the placement that caused errors. Now DRC and LVS works. Thanks a lot for your kind helps.
Sorry to bother you again. But I have a new following problem when DRC the shapes in top metal layer AM. Sometimes the DRC run just stay there for hours without finishing or errors. Log file shows that DRC stays at this line:
Executing: am_to_check = geomGetEdge(am coincident am_ft_not_low_ind)
It seems DRC is checking AM shape edge but I am not sure about its exact meaning. Do you have any ideas? Thanks a lot for your time.
Presumably the am_ft_not_low_ind is some derived shape (you'll have to see how it is being produced), and am is the original top layer metal. There's a good description of what the geomGetEdge command does with the coincident operator in the Assura documentation (in $ASSURAHOME/doc/assuracommandref.pdf) - there's a picture explaining it very clearly.
Without knowing the volume of data on each of the source layers in the command, it's hard to know why it's being so slow.