Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Graph->Properties->Graph Options, then alter the Legend
Position. The right subwindow shows where I've set this to "above", the
left subwindow shows the default which is "left".
In reply to Andrew Beckett:
Thank you very much for your promt response Andrew.
In reply to wgtkan:
It was actually a region screenshot with ksnapshot (not sure why I did that rather than File->Save Image, which if I use "Exact Copy of Window" should give me exactly what I get on the screen).
I have a few problems with the fonts on my laptop - this is related to some font limitations in the Qt infrastructure we're using - so whilst the UI suggested that the plots you were seeing were using Helvetica, they weren't really (as you can see there are some serifs on the fonts).
I normally use this bit of code to try fixing up my fonts - they actually set them to the default values:
procedure(abFixFonts() let((curVal toolpartition pat) pat=pcreCompile("^Default") foreach(partition '(axis horizMarker referenceLineMarker vertMarker pointMarker refPointMarker specMarker interceptMarker circleMarker multiDeltaMarker transEdgeMarker graphLabel probe polarGrid smithGrid) sprintf(toolpartition "viva.%s" partition) when(envIsVal(toolpartition "font") curVal=envGetVal(toolpartition "font") printf("replacing %s font\n" toolpartition) envSetVal(toolpartition "font" 'string pcreReplace(pat curVal "Helvetica" 1) ) ) ) ))
Here's a resulting Save Image from having picked the above.
Thank you very much indeed Andrew.
I used the code to fix the formatting issues. Ientered the code in the CIW and this is the plot I am getting:
After loading the code in the CIW, did you run the function abFixFonts() - I don't think so because your fonts still appear to have serifs.
AFter loading the code in the CIW, where do I run the function abFixFonts()? Do I have to load it in the CIW:
Just type abFixFonts() in the CIW (that's not "loading" it; it's executing the function). You could also do:
in your .cdsinit so that it runs it each time you start Virtuoso (if it helps your problem). I'm assuming in the above you've saved the code into a file called abFixFonts.il
I have to save the code as abFixFonts.il in my working directory and write load('abFixFonts.i'") and abFixFonts() in my .cdsinit?
Thanks in advance.
Yes, or you can paste it into your CIW and type abFixFonts() in the CIW. Note that the load call that you wrote above should be load("abFixFonts.il") (not single quotation marks).
That is what I have added in my .cdsinit file. I am getting a warning message that it is not a valid path. I see that my simulations are being saved at tmp directory to prevent from files overcrowding my alloted quota. WARNING* artSetWindowDataDir /spectre/schematic" is not a valid data directory. I do I change the waveform directory to save it into the tmp directory?
Thank you again.
You're getting a warning that what is not a valid path? Showing the precise details from the CIW or CDS.log really would help, as this warning can't be related to the code I sent.
There's nothing in the code that can produce that artSetWindowDataDir warning. I think you probably need to show the entire info from the CIW around the warning - my guess is that you're showing part of the error message.
If the simulation results are saved in /tmp, presumably something in your environment is setting the cdsenv for the projectDir.
There should be no need to change the waveform dir to save it into the tmp dir.
WARNING* artSetWindowDataDir: "/home/users/wako/simulation/Elema/BJT_IV_2/adexl/results/data/.tmpADEDir_wako/Elema:BJT_IV_2:1/simulation/BJT_IV_2/spectre/schematic" is not a valid data directory
is the error I am getting in the cds.log file