Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Yesterday evening I moved a simulation from ADE L to ADE XL to perform some MonteCarlo runs.
As usual I imported the testbench settings into ADE XL and made a quick nominal run to see if all
my measurements still check out fine. Everythink was ok, therefore I moved on to MonteCarlo Mode.
And here the strangest thing happend. Depending on the status of the "Save Data to Allow Family Plots"
switch in the MonteCarlo "Other Option" field, some measurements fail while others don't. In fact the
behaviour is completely inverted. Measurements that fail with the switch turned on fail with the switch turned off,
and vice versa :( So I can't get a setting where all of my measurements are reporting results.
The measurements that work for switch turned on look like this:
average(getdata("nt_mir0:region" ?results 'dc))
The measurements that fails with switch turned on look like this:
value(v("/vout2" ?result 'dc) -40)
As mentioned before, if I switch the setting then the first measurement fails and the second is working ...
Also the normal simulation (ADE L and single run ADE XL) reports back all the measurement values.
The IC version I used is 184.108.40.2060.9 on Linux.
I would be greatful for some pointers about what's happening here ...
Not sure why this should be the case. Please contact customer support so that we can take a look.
In reply to Andrew Beckett:
Thanks. I'll prepare a case and file it to customer support