Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I´d like to do a pz simulation of a circuit to see the pole movement under different operating conditions.
To do so I did a stb analysis first.
Then I compared the location of the poles from stb analysis to the ones gotten by the pz analysis.
And unfortunatelly they are totally different.
What could be the reason for this?
I assume that the operating conditons are the same.
Oh I forgot. I´m using Cadence 6.1.5
stb analysis is looking at the loop gain of a specific loop (that you point at) - not producing poles and zeros. The pz analysis is analyzing the poles and zeros of the entire circuit, not just one loop. So it's an apples and pears comparison.
In reply to Andrew Beckett:
meanwhile I got how I have to do the comparison.
I have to compare the poles and zeros I get from the pz analysis with the pase and magnitude response of the closed-loop systems.
The poles and zeros should match there.
Stb is just open loop as you say.
In reply to Zitty:
Actually stb is not open loop. It's the loop gain of a specified loop (and that loop is closed). But it's different from the transfer function from the input of the circuit to the output, which is what you mean by "closed loop", I guess. The loop gain will usually be significantly higher than the transfer function of your entire closed loop system.