Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Is there any way to specify views to use using ADE variables in the Hierarchy Editor? Alternatively, can we specify the simulation target using a variable in a test in ADE-XL? This would allow us to simulate over layout extraction corners using one test in ADE-XL.
Currently, we have a config view for each layout extraction corner (like config_cmim, config_typ, config_cmax) and have a dedicated test for each (like test_cmin, test_typ, test_cmax) in ADE-XL. It is really cumbersome to manually apply the same change to all of the tests each time I want to make a change to the tests.
No, it's not possible currently. You can make the view switch list (if not using a config) a variable (I think), but you can't reference ADE variables in config views. You might want to contact customer support over such a requirement so that an enhancement request can be filed.
In reply to Andrew Beckett:
Yes, some of the folks here put a variable in the switch list, but as you mentioned it doesn't go with config views, which is a problem for most of my simulations.
I will filea request to the customer support.