Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Is it possible to create gds of a design for which some subcells are included and others are not? For instance, some of my subcells are vendor macros, for which I need to stream an empty reference like with "Translation Depth"=0. But other instances are part of my custom design so I need them to be included. I considered first flattening those instances into the top level, but this is undersirable because of hierarchical reuse. Is there any sort of cell list parameter that can do this?
The content of cells from a Reference Library are not streamed out, just the instance information, so you could just put the library these cells come from in the Reference Library list for Stream Out (Stream Out Options, Libraries, Reference Libraries).
Hopefully this helps?
In reply to skillUser:
I had been playing with that option, but it doesn't immediately solve my problem because I sometimes have situations where the top cell (which I need to stream) and the subcell (which I need to not stream) are in the same library. I debated copying the top cell to a scratch library first, but I worry that it could be error-prone. Right now I'm thinking I might do a full stream and then manipulate the gds file afterward to remove the definitions of cells I don't want.
In reply to Stevemc12:
The File->Export->Stream allows you to specify a list of cells to export, and I think this in conjunction with setting the translation depth to 0 would do what you want, Might be a bit cumbersome though if you have a lot of cells...