Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
My pins are on M2, and when I do routing, some pins are connected through vias. I only want to connect standard cells pins with wires, not with vias. Where can I set this option, in lef file or in soc encounter?
Thank you in advance!
I exchanged some Email with a colleague about your inquiry. We don't think NanoRoute has an explicit option to ensure that connections are never made with vias. Could I ask why you're seeking to avoid this type of connection?
If you're trying to avoid notches, you might instead ask that vias are entirely within the pins (with "setNanoRouteMode -routeWithViaInPin true"). If you're seeking to avoid minimum area violations, you might find that "setNanoRouteMode -drouteViaOnGridOnly" forces NanoRoute to place vias far enough away from the pin that minimum area rules are satisfied.
Thanks for posting this question! I hope this helps.
PS In the future, you'd probably find faster responses to SoC-Encounter questions in the Digital Implementation area.
In reply to Robert Dwyer:
As I intended to export the routing result, and read back it in Magic, and in the magic technology, it doesn't allow connecting pins with vias and wire extension to the top of the cell. So I only want wires to connect pins to the edge of the cell and without vias.
Thank you for your help!