Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm new to Ocean and just trying to get a paramAnalysis running and looking at the waveforms. Can anyone tell me whats wrong with the nested paramAnalysis below? All the expected sims are running but I don't see the results the the data structure passed back.
paramAnalysis("Idac1" ?start 5u ?stop 6u ?step 1u paramAnalysis("ViMAX" ?start 0.3 ?stop 0.4 ?step 0.1 ) )paramRun( ?jobName "Param" ?queue "foo" ?block 't )
Now after this runs I try to look at the structure
So, instead of showing both 5e-6 and 6e-6 I only see the first value in the sweep. Any idea why?
paramAnalysis("Idac1" ?values '(5u 6u) paramAnalysis("ViMAX" ?values '(0.3 0.4)
In reply to EricCDN:
I had forgotten I posted this. Turns out the above code is just fine. The problem is with our LSF queues. If I run the above in local mode it runs fine. In distributed mode it fails. I've done some experimenting and the problem has something to do with file write times on our raid servers. The LSF job returns and then looks for the data structure but the data isn't there yet so it fails. If I put in a short (sleep 5) command and then manually re-open the results things work fine.