Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I want to use Virtuoso XL feature of device abutment... I have not found yet a function in documentation that permits device abutment programatically, rather when abutment criteria are met, the devices are simply abutted when layout is openend in Vistuoso XL...
1. Is there a function that would perform device abutment (in db or otherwise)?
2. Is there an option to open a cellview in db mode and specify that Virtuoso XL contexts are to be used?
For abutment to work you need to have an abutFunction and transistor pcells that use the abutFunction. You can write Skill code to call your abutFunction and pass it in the required arguments on your own. If you look in the VXL user guide (appendix E) you can see the documentation of the required arguments for the abutFunction. You need to pass it the two instances to abut, the pins on the instances to abut and some information about how the abutment is to work. You can call this routine in VLE and your Pcell should respond by adjusting source or drain contacts. You then take the result of the abutFunction and use skill code to align the instances and you're done. What is lacking is the automatic "trigger" that VXL has when two abutting instances overlap. We were able to get abutment working in VLE by providing the user a form where they choose the type of abutment and the instances to abut. When they press apply, we call the abutFunction.
In reply to dmay:
This was very helful and we will go directly in the way you propsed...