Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
how can we calculate leakage current of a circuit in cadence spectre simulator. please help me.
What type of leakage current? Gate leakage? Subthreshold conduction? Are you designing in CMOS? Are you characterizing a single gate or a whole design? How accurate do you need it to be? If you want help, I'd encourage you to be as specific as possible.
Here are some thoughts:
1) If you have a large digital design block, and you are looking at the non-dynamic power, bias the thing up, get it in a known stable state, and stop the clocks. Plot the current until it reaches a stable state. That is your static power dissipation, which included gate leakage, and subthreshold conduction.
2) If you are looking at gate leakage for a process, bias a transistor and plot the dc current flowing into the gate.
3) If you are looking at subthreshold conduction leakage, step through the possible inputs and output states and look at the drain current when the circuit is at steady state.
These are all pretty generic. To save a current in the analog design environment, use the menu option Outputs -> To Be Saved -> Select on schematic and click on the pin of the device that you want to plot the current.
In reply to Eric Gamble: