Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
In previous versions of Cadence Virtuoso, hitting the Shift+F key combination in Layout XL allowed me to display p-cells as sub-layouts with their constituent individual layers (that way I could easily find their pins and wire them to the rest of the layout), while hitting Ctrl+F would revert back to the default view where p-cells were displayed as simple, labeled red "blackboxes". Now my school is using Virtuoso IC6.1.1, and the key combinations I mentioned above no longer work, and I can't find a menu command that can let me display p-cells as sub-layouts instead of red boxes.
You should be able to do a few things here:
hiGetCurrentWindow()->stopLevel = 0 ;; displays level '0' data only, not contents of cells
hiGetCurrentWindow()->stopLevel = 32 ;; displays all levels, down to 32 levels of hierarchy deep
Or, look at CIW -> Options -> Bindkey, select Layout, enter "F" in the "Key or Mouse Binding" field and move off the form so that it updates - look to see what (if anything) the 'F' (Shift-F) bindkey is set to. Alternatively, press "Show Bind Keys" and view the Layout bindkeys in the text window.
Load the default bindkeys yourself:
load(prependInstallPath("samples/local/leBindKeys.il")) ;; load the default layout bindkeys
Finally, use the layout window's Options -> Display menu and modify the Display Levels: Stop Level number (e.g. set to 0 to view only top level data, 1 to view one level down in the hierarchy, etc.)
In reply to skillUser:
Setting Stop Level # to 1 or more causes my instance of Virtuoso to crash with a segmentation fault. Attached is a copy of my CDS.log file at the moment Virtuoso crashed. I believe it is a problem with the PDK I use in my school (NCSU's FreePDK45).
In reply to Unicode787Plus:
I searched for
in our internal databases and this message crops up a few times. It looks like it may have been fixed in a more recent release of IC611 than you are using (your log file shows IC220.127.116.110.12) - the most recent ISR is 18.104.22.1680.61
The problem is related to PCells, but I could not find a clear description of the exact problem, nor which subversion it is fixed in. However, I recommend updating to the latest ISR of IC611 if you can.