Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have scoured these forums and the online guides and manuals for every bit of information on Spectre behavioral modelling with bsource, yet I've failed to come across any hint as to why I am having this problem. I am using Cadence release IC5141 icfb.exe version 5.1.0, CMOS IC Design Environment Version: Cadence 5.0.0 ,Virtuoso ADE with Spectre simulator. In my design I have elements that must be modelled as behavioral sources, with their CDF parameter set as a function of a certain node voltage on the schematics. For example ........
My Procedure for a Behavioral resistor
simulator lang = spectresubckt b_r (PLUS MINUS)parameter r = 10I1(PLUS MINUS) bsource r=rends b_r
simulator lang = spectre
subckt b_r (PLUS MINUS)
parameter r = 10
I1(PLUS MINUS) bsource r=r
~Behavioral resistor Symbol Created with a spectre view~
~Symbol for the SubCkt b_r inserted into the circuit on the schematic Editor~
~Create netlist~ V4 (net026 0) vsource dc=0 type=sine ample=5 freq=10K I33 (net026 net019) b_r r =v(26,0)*1000
My problem is that every time i use a voltage probe in the bsource expression it evaluates to zero. so r = v(26,0)*1000 gives me a short
but r = exp(2)*1000 Or r=10K evaluates correctly. I can not use voltage or current probes such as v(n1,n2) or i("6:0") in my bsource parameter expression, but It makes no sense because I should be able to especially since in spectre.out log file i see that my bsource is being accepted and processed by the software... What is missing here ?? ... Any suggestion would be greatly appreciated - Thank you..