Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have the schematic of a current matching circuit. I want to test how well the matching is using Monte Carlo simulation?
However I couldn't find it in Spectra analysis panel.
Can anyone help me with it? Or provide any other solution to find out how the matching will be in the layout simulation or in the real fabrication?
thanks a lot. I use IBM 130nm process.
In IC5141, you need to do Tools->Monte Carlo from the ADE window. You can then (on this form) specify the Analysis Variation as Process Only, Mismatch Only or Process & Mismatch.
In IC612/IC613 you need to start ADE XL. Within ADE XL, you set the Run Mode to "Monte Carlo Sampling" and in the Run Options you can select Process, Mismatch or All.
You should be able to read up on this in the documentation (cdsdoc in IC5141, cdnshelp in IC61).
In reply to Andrew Beckett:
Thanks for your reply.
I tried out the Mone Carlo simulation as you mentioned. The simulation worked but the result seems unrepresenting the matching performance.
I think I might dig into the manual to find out the matching specifications of the process I use.
I am new to this so can you kindly tell me where I might be looking for to find such info?
I am design a current protection circuit in which I want to used a smaller NMOS to mirror the current going through the power transistor. In the schematic simulation, I manage to get the sampling current to be 1/60 of the current going through power mosfet. But I am not sure that when it comes to fabrication, will this 1/60 would be possible to achieve?
In reply to whlinfei: