Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
So I'm running cadence 6.1.3 and I'm trying to do an APS simulation. I found that if I do a saveOption('save "all"), it wouldn't save all. In fact it would randomly throw away nodes that should have been saved (i.e. nodes with two end points connected to transistors).
So, I switched to save selected.
I wrote a small script to generate the save script to save a bunch of nodes and pasted the result into my ocean script. This ended up being ~ 100+ signals in a save statement.
Now, when I try launching the simulation it takes MUCH longer to start as it's spending a long time parsing the save statements.
Is this what other people are seing? Does the save command really only work well with just a few nodes?
I wouldn't expect this; it should not present any kind of noticeable slow down to have a large number of explictly saved nodes (unless the list is really huge, maybe).
Please can you file a service request with customer support so this can be investigated in more detail, and if something needs fixing, it can be fixed.
In reply to Andrew Beckett:
I am not seeing this in 5.1.41, but only in 6.1.3.
Created SR: 41815744
In reply to markbeck:
Try using a single save statement. In Spectre syntax it's:
In reply to Samir Jafferali:
I failed to try the most basic 'fix'... shutdown for the weekend, restart on Monday. The problem seems to have magically disappeared.
As for the "save *", I've found that it doesn't work for APS hence the reason for explicitly declaring each and every net.