Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
After schematic simulation and layout extraction, I got an extracted layout, and then I did the LVS. Finally I want to do the post layout simulation using my extracted layout.
However, I have two problems.
1. I found that if I don't add the model library, e.g., the ami06P and ami06N, the simulation can't succeed. But I think using ami06P and ami06N, it is using the existing models rather than the layout I draw. (I already changed the environment to be "spectre comos_sch cmos.sch extracted schematic veriloga ahdl").
2. In addition, the simulation using the extracted layout just outputs a voltage of 0 V and the input and output current of the layout are both 0 A. I don't know the reason.
Thank you very much.
1. use hierarchy editor to configure your PLS testbench
2. do you have the pins on the correct layers?
In reply to tkhan:
In reply to Tinaliao:
The hierarchy editor (HE) will be launched when you create a "config" view. In the library manager, go to "File->Create->New cellview" and set the tool as "Hierarchy-Editor". But I think perhaps the HE might not be needed for your case.
Regardless of whether you use the schematic or extracted view for simulation, you will always need to include the model files. You wrote that you have already included "extracted" view in the environment. This should normally suffice as a simple way of simulating an extracted view without going through the HE. Just to be sure that your settings are correct, would you please go to "Setup->Environment" and provide the info in the "Switch View List" and "Stop View List" fields? Thanks.
Is the view named as "extracted" or "av_extracted" or is it some other name?
If you display the netlist using "Simulation->Netlist->Create", do you see many parasitic R and C in it?Let's first confirm if you can netlist the extracted view correctly. : )
In reply to Quek:
TinaliaoWhat is the view name? I named my circuit as extracted1.
If it is the cellview name, then you should be putting extracted1 into the switch view list. If it is the cell name, you need to find out what cellview is created by your extraction tool and add that to switch view list.
What tool are you using to extract? Diva? RCX? QRC? Diva will call the extracted cellview "extracted", QRC (and I believe RCX) will call it "av_extracted". I know that If you used QRC and told it to extract parasitics, they should appear in the netlist as pcapacitor, presistor, pinductor, pmind.