Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I think perhaps you can resolve the issue quite easily by providing the correct location for the file "umc90N_memory_v14.rul". : ) If the file location is correct, check if it has the correct permission for reading:
unix>ls -l /your-path/umc90N_memory_v14.rul
In reply to Quek:
Thanks for the immediate reply.
However I cannot find the file umc90N_memory_v14.rul. Could it be a permitions problem?
Any more ideas?
In reply to Thodoros:
Hi ThodorosThis is precisely the problem. The file is not present. That's why Assura cannot complete the drc run. : ) If there is an "assura_tech.lib" file in your working directory, maybe you can search in the directory listed in the file. Perhaps the file name is wrong? Perhaps the file is in another directory? It would be good if your cad support can help you to locate the file. This is not a file permission problem. It is a missing file problem.
I moved this to the Custom IC Design forum as this has nothing to do with SKILL.