Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
After successful DRC and LVS verification RCX (C extraxtion) fails with the following error:
*ERROR* at "capgen": -res_blocking mask layer 'rblock_poly1' not defined in LVS filequitting.
I have set the correct technology, the variable netlisting_mode is set to Analog. I also tried another extraction type, and always end up with the above error.
Might be helpful (comes after error line in the logfile):
Forking: /home/piter/Cadence/DiskExt/Assura/tools/assura/bin/32bit/capgen -substrate_stamping_off -techdir /home/piter/Cadence/HitKit/assura/c35b4/c35b4c3/RCX-typical -lvs /home/piter/Cadence/DiskExt/CadenceDesigns/LC_Test/ASSURA_LVS/INV_LayTest/LVS_A.xcn -p2lvs /home/piter/Cadence/HitKit/assura/c35b4/c35b4c3/RCX-typical/p2lvsfile -length_units meters -cap_unit 1.0 -selected_paths_proper -p poly1,capgen_gate,diffusion -no_cap_correction -cap_ground_layer net_psub -dsub net_nwell,net_psub -lexclude poly2,poly1 -blocking CPOLY_PSUB_device:1.8,poly2,poly1 -blocking CPOLY_NTUB_device:1.8,poly2,poly1 -blocking CPOLYRF_device,met1,poly2,poly1,diffusion,fox -blocking CMIM_device:1,met2cap,met2 -blocking RPOLY2RF_device,met1,poly2,poly1,diffusion,fox -blocking NMOSRF_device,met1,poly1,diffusion,fox -blocking PMOSRF_device,met1,poly1,diffusion,fox -res_blocking rblock_poly1,net_poly1 -res_blocking rblock_poly2,net_poly2 -res_blocking rblock_met1,net_met1 -res_blocking rblock_met2,net_met2 -res_blocking rblock_met3,net_met3 -res_blocking rblock_met4,net_met4 -sw3d /home/piter/Cadence/DiskExt/CadenceDesigns/LC_Test/ASSURA_LVS/INV_LayTest/LVS_A*WARNING* Bad return status from RCX script generator. 0x100
Any suggestions how to tacke the problem... thanks in advance!
Check that your ASSURA version is compatible with your PDK. You can get the version by typing 'assura -W' in terminal. Try upgrading to ASSURA32 (w/ hotfix) if you're not already using it.
Assuming you're using a recent version of the AMS design kit, you need to run LVS as normal to verify connectivity and then rerun LVS with the "resimulate_extracted" switch set prior to running RCX.
This is covered in the AMS documentation at http://asic.austriamicrosystems.com/hitkit/hk400/assura/assura_rcx.html
This problem usually occurs when the layer names in the rcx techfile run script RCXspiceINIT goes out of sync with the layers used in the lvs extract.rul file. During compilation of the techfile to generate the runscripts, commands such as "-res_blocking" requires layer names that are used in the extract.rul file. Sometimes the extract.rul file might be updated with some changes in layer names (e.g. rblock_poly1 might have now become rb_poly1). When this happens, you get the above errors.
Here is what you can do to resolve the problem:a. Examine the Assura extract.rul file and make an intelligent guess on the new name for layer "rblock_poly1"b. Copy the entire rcx technology directory to your home directory. The is the directory with the files caps2d, capsw3d, etc.c. Copy the design.xcn file in the Assura lvs run dir to the rcx tech dir and rename it as "lvsfile"d. Redo capgen compilation using the following cmd and the new layer names:
unix>capgen -C -length_units meters -cap_unit 1.0 -selected_paths_proper -p
poly1,capgen_gate,diffusion -no_cap_correction -cap_ground_layer
net_psub -dsub net_nwell,net_psub -lexclude poly2,poly1 -blocking
rblock_poly1,net_poly1 -res_blocking NEW_NAME,net_poly2
-res_blocking rblock_met1,net_met1 -res_blocking rblock_met2,net_met2
-res_blocking rblock_met3,net_met3 -res_blocking rblock_met4,net_met4
-sw3d -p2lvs p2lvsfile -lvs lvsfile .
Please also note the following:a. With the introduction of the EXT package (latest version EXT815), it is no longer advisable to use the very out-dated Assura rcx to do parasitic extraction. Extraction should now be done using the unified extractor "qrc".b. The corresponding replacement for "capgen" is "Techgen" from EXT package
c. The above error should be reported to the foundry so that they can updated their qrc/rcx packages.
d. I am not sure of the Assura version which you are using but it is advisable to use the latest Assura41HF4.
In reply to oojah:
Assura update did not solve the problem, but oojah's suggestion was very helpful and tackled the problem. I have not tried out Quek's solution, but thanks for the explicit description.