Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Do you really mean WaveView (which is a Synopsys viewer), or Wavescan?
Anyway, what you're seeing is that you're unable to use "schematic" names (any name starting with a / is treated as a schematic name, and you give each element in the hierarchical name by whatever it's called in the schematic), and are having to use "netlist" names (i.e. the names which actually appear in the netlist - which may get mapped if reserved words etc are used) including the simulator's hierarchy delimiter (which is ".").
If you can't use the schematic names, it generally means that it can't find the map or amap directories in the netlist directory - these are used to do the schematic to netlist (and vice-versa) mapping. To find this mapping, it looks in the runObjFile in the psf directory, for an entry saying netlistDir. If the runObjFile isn't found, it simply looks for "../netlist" (I believe) from the psf directory - and looks for amap within there.
So usually this is because the results have been copied elsewhere, or the simulation has been run standalone and the results stored somewhere other than the usual ADE structure, or the amap dir omitted when the netlist directory was copied. Something like that.
We (as Application Engineers) often see this kind of problem because customers send us their OCEAN script and the netlist file, and nothing else - so we end up having to modify all the signal references to use netlist names to make a testcase work.
Hope that helps to pin-point the problem.
In reply to Andrew Beckett:
In reply to BradW:
The only thing I can think of then is that the subckt you've got containing L0 is coming from a model file, rather than a schematic (perhaps something changed?) and so it doesn't have any details about a schematic name for L0 (because it's not in a schematic).
Probably a wild guess, and unlikely...
So best thing would be to contact Customer Support, ideally providing the netlist and psf directory - then we can investigate. Might need me to take a look to dig a little, so if you do this, mention to whoever picks up the service request that I'm happy to take a look at the data.
Note that you should not use the userCmdLineOption to change the format. This is because the ADE netlister (and various things) need to know what format is being used, in order to do mapping appropriately.
In IC5141 this should be set by:
envSetVal("spectre.envOpts" "simOutputFormat" 'string "psfbin")
In IC613/IC614 it is:
envSetVal("spectre.outputs" "simOutputFormat" 'string "psfbin")
In IC613/4 it is also settable on the Outputs->Save All form (as is the +rtsf flag).
In IC5141, it's OK to put +rtsf on the userCmdLineOption field, because the netlister doesn't need to know about this.