Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
The DRC test has been passed with no errors. However, there are a few area still have flashing x sign. For instance, the portion of metal 1 extended from the source of PMOS, which overlaps vdd (metal 1 as well) has flashing x sign. Can anyone give me some hint please?
I hope you don't think I'm being rude, but how do you think anyone could possibly answer your question? You didn't say:
That's just the bare minimum. Ideally a picture of the problem would help. Did you use Layout XL to do the layout? Maybe there's a marker on the layout due to layout XL? Perhaps you can do Verify->Explain and click on the marker to see if there's an explanation?
In reply to Andrew Beckett:
I am very sorry for the extreme short post before. Here is the information that I found to the best of my knowledge. Please feel free to let me know if you need more information.
I am using IC5.1.41 for schematic and the Virtuoso XL layout editor for drawing the layout. In addition, I am using Assura for the DRC checking. The design kit that I used is Jazz CA 18. The image is attached with this email and the error message after clicking the verify->marker is the following:
Warning: Overlap between rectangular on layer "metal1 drawing' on net 'vdd!' and instance '|M6' with pin 'S' on the 'net 13' creates a short.
Note: the upper most top metal 1 is vdd and the net 13 is the metal 1 conntectted from the source of M6 to Vdd. M6 is the active device shown in the picture. The contact that I used from the nwell to vdd is "NTAP", which I am not very familiar with it.
By the way, I tried to copy and paste the image but could not find it from the preview. Could you tell me how to post the image here? Thanks again.
In reply to tester:
I thought I'd answered this, but couldn't see it. Anyway, the message you're getting is almost certainly from Layout XL. Did you try running LVS - DRC wouldn't show the error.
Anyway, to upload the picture, hit the Reply button (not the quick reply) and then go onto the Options tab which gives you the ability to upload an attachment.
With your hints in the previous posting and this one, I have already figured out the issue. Thank you again for your great support.
Sorry for bothering you again since the error message came out again. What I did previously is to remove an extra metal 1 layer above the gate area, and the error message was gone. However, when I login today, the error message is still there. I have attached the figure this time and hope that helps a little bit.
In my systerm, there are two places that I can run DRC. One is "assura->DRC" and the other is "verify->DRC". I could not find "LVS->DRC". The "assura->DRC" works for me (but with the waring marker as you can see in the attached file). However, when I tried "verify->DRC", it shows that "failed to find DRC rules divaDRC.rul in library ca 18".
There isn't LVS->DRC (I didn't say there was; you misread what I wrote). I asked whether you ran LVS (which would be Assura->LVS in your case).
Verify->DRC is running Diva as the physical verification tool. The chances are that you don't have any Diva rules. So that's why it doesn't work.
As I said, the message is most likely coming from Layout XL - it thinks you've created a short. I couldn't see any markers on your picture, so it's hard to tell.
Verify->Explain (I think that's the item) and clicking over the marker should tell you some info.