Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I would like to trace a net through the layout heirarachy and then plot the traced net. I have done this with a DIVA script, and would like to rewrite the script using assura. Possible? I need a little help getting started as I am not well versed in using assura. These traced net plots are very useful. Many thanks in advance,
If you are running Cadence 6.1.4 and the nets are not that big (not supply nets), then you can use Connectivity->Nets->Mark Net, and then use Connectivity->Nets->Save All Mark Nets to save the results to a cell. You could then plot the new cell.
In reply to dmay:
I'd really like to say that I'm using Cadence 6.x! Well, that is not exactly true. Do you have any ideas on making this work in Cadence <6.x? (5.1.x) THANKS!
In reply to J Wilwert:
Actually, we are still using 5.1.41.x and don't know when we'll be on 6.1.x. I just happen to know about that particular feature and knew it would be easier than a new ruledeck for Assura. We use a third party verification tool to extract our supply nets for separate viewing/plotting. Unfortunately, I can't help you with Assura.
Hi JohnPerhaps you can code something similar to:drcExtractRules( layerDefs( "df2" m1=layer("Metal1") m1Pins=textToPins("Metal1") ... ) ;layerDefs geomConnect( via( cont m1 poly psub ... ) label( m1Pins m1 ) ) ;geomConnect vddM1=geomGetNet(m1 "VDD") vddM2=geomGetNet(m2 "VDD") ... vddM8=geomGetNet(m8 "VDD")) ;drcExtractRulesNow
open drc and set avParameters ?outputErrorLib to "Output Error Lib". In
"View Additional Functions" secton of the drc form, please select
"Create New Layout Database". In the outFile form, save lvs layer
"vddM1" ... "vddM8" to the actual DFII layers. Now run drc. You will get
a new library with the vdd net.Best regardsQuek
In reply to Quek:
Thanks for jumpimg in on this - I really appreciate the help.
Everything looks good. I am down to the part:
In the outFile form, save lvs layer
"vddM1" ... "vddM8" to the actual DFII layers.
How (and where) do I do this? I am stopped cold on this part. Any thoughts?
Again, THANK YOU!
Hi JohnHere are the steps:In the outFile form, please do the following:a. Fill in the name of a new libraryb. Enter a path for the new libaryc. Enter the name of the tech libraryd. For "Assura layer name", enter the name of the layer that appears in the rules filee. For "Layer name", enter the name of the layer that appears in LSWf. Add the layer to the text boxg. Repeat for all other layersPlease see the sample below. : )Best regardsQuek
Thanks - So how do I get to this form? Where can I find it?
Also, I suspoect that this form writes or appends a file somewhere. Maybe, I could just write or append the file.
Hi JohnAt the end of the lvs form, please enable "View Additional Function". Then enable "Create New Database" option and press the button.Best regardsQuek
Thanks - I found the form and followed it through.
I guess I need to back up a little and clearify a point. The net I need to plot may be any net a designer chooses. So it may ot may not have a pin on it. In the past, I've just placed an "X" on the net using the TEXT.drawing layer. It think this slightly changes the code above. Could you help me get this coding correct? Sorry for this oversight.
Hi JohnPlease use this:layerDefs( "df2" myText=text("TEXT") ...)geomConnect( ... label(myText m1) ...)The above would create net labels instead of pin labels.Best regardsQuek
Cool !!!! All is good !!
I've checked the .rsf file and it looks like everything is there that I need to automate this!
Thanks for all your help,
The assura syntax look similar to DIVA syntax..
So, can i use DIVA instead of assura to perform the task mentioned?
BTW, does skill executes "drcExtractRules" ?
or in other word, can i execute DIVA in skill using drcExtractRules ?
I'm currently executes DIVA in skill using ivDRC....
In reply to Peter123:
See my post to your other question /forums/p/18159/1260347.aspx#1260347