Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Does someone know how to re-use multiple VIAs variant created and saved from a design A to a design B? I do not have technology right to save it in the PDK directory so apart recreating all the custom VIAs in the new layout window, how is it possible to re-use the work already done?
Thanks for your help,
In reply to themperek:
In fact when you create your design library, you "reference" the technology library rather than "attach" it, the design library is also an incremental technology database, and so vias and constraints can be created there and accessible for all designs within that library.
Alternatively you may be able to use the File->Load Physical View to import parts of another design (including constraints and other info) into the current design (this is a feature of VLS XL).
Should I copy locally the current technology library and then edit the ASCII file of this library to have only vias definition information? In this case, this new technology library should be attached to the original technology library or not?
Thanks for your feedback
In reply to Andrew Beckett:
I see that we could reference multiple technology libraris to a new library. That's sounds interesting. In the case of already built library, how could I reference a new technology library to it with added vias for example?
In reply to frogconsultant:
I have done the test by building a template layout with contraints and custom vias. It works for the contraints part so I could the same rules changes from the previous design.
It does not work for the custom VIAs. Could you let me know how to transfer the custom VIAs from this template to a new design in order to avoid redoing the same thing?