Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am using cadence IC5141 usr6 and MMSIM72.
I want to know the noise performance of my circuit,a dynmic comparator contains a pre-amp followed by latch.
I select noise analysis in ADE,sweep the frequecny from 1 to 10G,output noise I choose voltage,and select Pos.&Neg. differential output respectively.Then I am confusing about Input noise.Since my input is differential also and there is only one selection,I dont know how to do and just select one vdc source out of two.
The result is so weried,the input-referred noise is so big that is 1.3e+13.
I believe I have made some falses but I dont know where.And I try to find the simulation method in spectre manual but only to find nothing valuable about noise analysis.
I wonder whether noise analysis could be used for dynamic comparator,or just for linear op-amp? If not,how to simulate the noise of dynamic comparator where there are some switches during its operation?
In reply to KANG QI LIU:
Analysing the noise of a dynamic comparator can't be done with a time-invariant analysis like noise. You need to use pss/pnoise - in particular in time-domain mode. There is an example of doing this in the ADC Verification Workshop at