Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I need to perform signal sampling in tran analysis at each falling edge of another waveform (not strictly a clock). The problem is those falling edges come at irregular times. It should be something along the lines of "strobe" as it is in the tran analysis menu options, only there it requires a uniform sampling period. I can't figure out how to do it. Any suggestions are very much appreciated.
You could create a Verilog-A or Verilog-AMS module that uses an @cross statement to monitor the crossing of a threshold - this would be the signal whose falling edge you want to trigger the "strobe" from. Something like the following:
module controlOnFalling( in );
@(cross(V(in), -1) begin
dummyStore = V(in);
I have not tried the above code, so beware, it may have syntax or functional problems!
The cross event can be further controlled by supplying a time tolerance and an expression tolerance, here's a section from the documentation:
cross (expr1 [ , direction [ , time_tol [ , expr_tol ] ] ] )
+1 | 0 | -1
time_tol is a constant expression with a positive value, which is the largest
time interval that you consider negligible. The default value is 1.0s, which is large
enough that the tolerance is almost always satisfied.
The simulator will control the timestep and make calculations around the crossing event (in this case when the input signal falls to 0) and this would in effect give you a strobe or a timepoint at around the time that you are interested in. If you wish to actually track the other signal that you are interested in, that could be an additional input to the module.
I hope this helps you, or at least gets you started.