Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm pretty new to the Cadence Environment and now I've got the task to make some simulations including some commercial PSpice models within the Cadence Environment (icfb, Virtuoso etc.). I found some information on the internet saying that this task could be done using "CDL in...". I tried this, but I'm facing now two problems:
1. The interpreter seems to ignore all RLC-units, I guess the spice file has a incompatible syntax here. Unfortunately I don't know how to fix it. I couldn't find any information about it on the internet. Does anyone know help here (how to do or where to get information)?
2. Due to problem 1. there are only transistors in the resulting schematic, but they all just come with the default parameters. It seems like all the transistor here just come with parameters like gate width etc. while they are being discribed in the netlist with typical Spice parameters like IS, BF etc. Since I couldn't find any transistor in the huge library which could handle those parameters, I'm asking you: is there a "Spice" like transistor available at all?
The first model I tried to simulate is the Texas Instruments OPA2227 with the official model:
It is not necessary for me to build a graphical schematic, so if there is a way to directly use the Spice netlist for simulation, please let me know.
If you need further information please let me know.
Thanks in advance and kind regards,
Hi Daniel1. To import passive devices and their related parameters, please add the following cdl control cmds to the netlist and then retry the import:*.bipolar*.capval*.resval*.dioarea*.dioperiYou can get more info on cdl-in from $CDSHOME/doc/transref/transref.pdf. Cdl-in will not import inductors. You can try to edit the netlist to trick cdl-in so that the inductors can be imported as 2-terminal resistors. 2. It is expected that cdl netlist will only have W and L for mos devices. They should work fine together with the spice/spectre models which you have. Please correct me if I am not understanding your question correctly.It is certainly possible to do a spectre simulation using the original netlist. Here is what you have to do:a. Create cell with a symbol view that has the same pins as the top level subckt in the netlistb. Copy the symbol view as "spectre" viewc. Ensure that the pin order for "spectre" in simInfo section of cdf form is the same as that in the netlistd. Enter the name of the subckt in "componentName" field for "spectre" simInfo sectione. Add the symbol to your schematicf. Add the netlist as one of the model files in ADEg. Start simulationThe above is a rough guide on how to simulate a netlist. Since you mentioned that you are new to Virtuoso, it would be best if you can contact your local Cadence support so that we can provide more assistance on this.Best regardsQuek