Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hi RRibeiroFor a chip of that size, I think perhaps it might be good to have a machine with the following configuration:ram >= 40Gcpu >= 12speed >= 2.9GHzYou might also want to consider upgrading to the latest version of Assura (412USR2_HF2)Best regardsQuek
at first, it would be helpful to have some more informations about the complexity of your design,what technology node are you dealing with, 2um or 32nm?What about hierarchy, do you have large arrays repeating the same structure?
And, the chipsize you are mentioning is very, very large, about 800mm2, this is more thantwice the size of a current AMD cpu; the size comes close to the limits of a whole stepping field;
is your design a power-device or an image-sensor or do you just work on a wholereticle-assembly consisting of more than one chip??
In reply to StefanSL:
RRibeiro, I frequently use Assura on reticle sized layouts. I have some questions:
1) What are the exact error messages that you are getting?
2) What version of Assura are you running and have you checked to see if it is compatible with your rule deck?
3) Have you tried using the avParameter "?diskList" ?
4) Have you checked to see if your 0.18u fab can build wafers consisting of reticle steps of that size (25.6mm x 32.6mm) ?
In reply to Zach:
Hi Zach, RRibeiro,
concerning the size of the design, it seems as if it's size is defined just to fit into the field size ofa DUV-scanner. Besides of that, some fabs do quite strange things to expose chips that aremuch larger than the field of their litho-equipment, keyword "stitching" for large area sensors.
Back to your hardware-requirements and optimization:
What are your current environment and settings?
On a design like your's, using hierarchical features of assura should strongly improveperformance.I assume you don't need the absolute highend, do you have access to other machinesjust for evaluation purposes before buying the wrong configuration?
What about a quad- or hex-core @ around 3GHz, 12..16GB RAM?